


Form PTO-144 U.S. Department of Commerce Patent and Trademark Office	Docket No. D5116-00002	Serial No. 09/675,427
INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION (Use several sheets if necessary)	Applicant Saxena et al.	
	Filing Date September 29, 2000	Group Art Unit 2812

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	<u>TRANSLATION</u>
							YES NO
							X
							X

OTHER (Including Author, Title, Date, Pertinent Pages, Etc.)


<i>H.D.</i>	A	International Search Report dated 09 APR 2001
<i>H.D.</i>	B	Khare et al., "Extraction of Defect Characteristics for Yield Estimation Using The Double Bridge Test Structure", IEEE, May 1991, pages 428-432
<i>H.D.</i>	C	Yun et al., "Evaluating the Manufacturability of GaAs/AlGaAs Multiple Quantum Well Avalanche Photodiodes Using Neural Networks, IEEE, Oct 1997, pages 105-112
<i>H.D.</i>	D	Hansen et al., "Effectiveness of Yield-Estimation and Reliability-Prediction Based on Wafer Test-Chip Measurements", IEEE, Jan 1997, pages 142-148

EXAMINER

DATE CONSIDERED 3/24/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

RECEIVED
JUN 1:2 2001
Technology Center 2100



<p>Form PTO-149 U.S. Department of Commerce Patent and Trademark Office</p> <p style="text-align: center;">INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION</p> <p>(Use several sheets if necessary)</p>	<p>JUN 15 2000 U.S. PATENT & TRADEMARK OFFICE</p> <p>Docket No. DS116-00002</p> <p>Applicant Saxena et al</p> <p>Filing Date Sept. 29, 2000</p>	<p>Serial No. 09/675,427</p> <p>Group Art Unit 2812</p>
---	---	---

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>H.D.</i>	D	Khare et al., "Yield Oriented Computer-Aided Defect Diagnosis", IEEE Trans. on Semiconductor Manufacturing, Vol. 8, No. 02, May 1995 (02.05.1995), pages 195-206
<i>H.D.</i>	E	International Search Report dated 08 JUN 2001

EXAMINER

DATE CONSIDERED 3/24/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

Form PTO-1449 INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION <i>OCT 05 2001</i> U.S. Patent and Trademark Office Use several sheets if necessary)	Docket No. DS116-00002	Serial No. 09/675,427
	Applicant Saxena et al.	
	Filing Date November 29, 2000	Group Art Unit 2812

U.S. PATENT DOCUMENTS

INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
H.D.	A 4,835,466	5/30/89	Maly et al.	324	158R	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
						YES <input type="checkbox"/> NO <input checked="" type="checkbox"/>


OTHER (Including Author, Title, Date, Pertinent Pages, Etc.)

H.D.	B	Nurani et al., "In-Line Yield Prediction Methodologies Using Patterned Wafer Inspection Information", IEEE Transactions on Semiconductor Manufacturing, Vol. 11, No. 1, Feb 1998, pp.40-47

EXAMINER

*Hervé-Der Day*DATE CONSIDERED 3/24/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.



Express Mail Label No. EV 434014702 US

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet

1

of

2

Complete if Known

RECEIVED

Application Number	09/675,427
Filing Date	September 29, 2000
First Named Inventor	Sharad Saxena
Art Unit	2128
Examiner Name	Morella I Rosales Hanner
Attorney Docket Number	

D5116-00002

NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
H.D.		Y. CHENG et al., "MOSFET Modeling and BSIM User Guide." Kluwer Academic Publishers, Boston, 1999	<input checked="" type="checkbox"/>
H.D.		CONTI et al. "Parametric Yield Formulation of MOS IC's Affected by Mismatch Effect." IEEE Transactions on Computer-Aided Design, Vol. 18, pp. 582-596, May 1999	<input type="checkbox"/>
H.D.		GUARDIANI et al., "Applying a submicron mismatch model to practical IC design." IEEE Custom Integrated Circuits Conference, San Diego (CA), May 1994	<input type="checkbox"/>
H.D.		HUIJSING et al., "Low-Power Low-Voltage VLSI Operational Amplifier Cells." IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 42, No. 11, pp. 841-852, November 1995	<input type="checkbox"/>
H.D.		HWANG, et al., "Universal Constant-gm Input-Stage Architectures for Low-Voltage Op Amps." IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, Vol. 42, No. 11, pp. 886-894, November 1995.	<input type="checkbox"/>
H.D.		PINEDA DE GYVEZ et al., "Integrated Circuits Manufacturability: the Art of Process and Design Integration." pp. 158-166, IEEE Press, New York, 1999	<input type="checkbox"/>
H.D.		FELT et al., "Hierarchical Statistical Characterization of Mixed-Signal Circuits Using Behavioral Modeling." IEEE-ACM International Conference on Computer Aided Design, San Jose (CA), November 1996	<input type="checkbox"/>
H.D.		MICHAEL et al., "Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits." Kluwer Academic Publishers, Boston, 1993	<input type="checkbox"/>
H.D.		MICHAEL et al., "Statistical Modeling of Device Mismatch for Analog Integrated Circuits." IEEE Journal of Solid-State Circuits, Vol. 27, No. 2, February 1992	<input type="checkbox"/>
H.D.		"pdPCA User's Manual." Version ?, PDF Solutions, Inc., San Jose, 1998	<input type="checkbox"/>


Examiner Signature	<i>Henry-David Day</i>	Date Considered	3/24/05
--------------------	------------------------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.



Express Mail Label No. EV 434014702 US

PTO/SB/08B (08-03)

Approved for use through 07/31/2008. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet

2

of

2

Complete If Known

Application Number	09/675,427
Filing Date	September 29, 2000
First Named Inventor	Sharad Saxena
Art Unit	2128
Examiner Name	Morella I Rosales Hanner
Attorney Docket Number	D5116-00002

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
H.D.		PELGROM et al., "Matching Properties of MOS Transistors." IEEE Journal of Solid-State Circuits, Vol. 24, No. 5, SC-24, pp. 1433-1440, October 1989	
H.D.		SIDNEY SOCLOF, "Design and Applications of Analog Integrated Circuits." Prentice Hall, New Jersey, 1991.	
H.D.		STROJWAS et al., "Manufacturability of Low-Power CMOS Technology Solutions." Invited Paper, International Symposium on Low-Power Electronics and Design, Monterey (CA), August 1996	
H.D.		TUINHOUT et al., "Matching of MOS Transistors." FSA Modeling Workshop, San Jose (CA), May 1999	
H.D.		VELGHE et al., "Compact MOS Modelling for Analogue Circuit Simulation." IEDM Techn. Digest, pp. 485-488, Washing (DC), 1993	
H.D.		ZHANG et al., "Yield and Variability Optimization of Integrated Circuits." Kluwer Academic Publishers, Boston, 1995	
H.D.		HANSON et al., "Analysis of Mixed-Signal Manufacturability with Statistical Technology CAD (TCAD). IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 4, November 1996	
			RECEIVED
			AUG 27 2004
			Technology Center 2100

Examiner Signature	<i>Henry de la Ray</i>	Date Considered	3/24/05
--------------------	------------------------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.